System description of PMLSM drive and AFC design
The internal architecture of the proposed FPGA-based controller system for a PMLSM drive is shown in Fig. 1 . A PTP motion trajectory, an AFC in the position loop, a P controller in the speed loop and a current vector control scheme for PMLSM are all realized in one FPGA.
Mathematical model of the PMLSM drive
The dynamic model of a typical PMLSM can be described in the synchronous rotating reference frame, as follows 
The current control of a PMLSM drive is based on a vector control approach. That is, if we control i d to 0 in Fig.1 , the PMLSM will be decoupled, so that control a PMLSM will become easy as to control a DC linear motor. After simplification and considering the mechanical load, the model of a PMLSM can be written as the following equations, 
where F e , K t , M m , B m and L F represent the motor thrust force, the force constant, the total mass of the moving element, the viscous friction coefficient and the external force, respectively. The current loop of the PMLSM drive in Fig.1 includes PI controller, coordinate transformations of Clark, Modified inverse Clark, Park, inverse Park, SVPWM (Space Vector Pulse Width Muldulation), pulse signal detection of the encoder etc. The coordination transformation of the PMLSM in Fig. 1 can be described in synchronous rotating reference frame. Figure 2 is the coordination system in rotating motor which includes stationary a-b-c frame, stationary α-β frame and synchronously rotating d-q frame. Further, the formulations among three coordination systems are presented as follows. 1. Clarke: stationary a-b-c frame to stationary α-β frame. 
4. Park -1 : rotating d-q frame to stationary α-β frame.
where e θ is the electrical angle.
In Fig. 1 vk are the output of P controller only, I controller only and the PI controller, respectively. Similarity, the formulation of PI controller in q frame is the same.
Design scheme of Space Vector Pulse Width Modulation (SVPWM)
SVPWM is a special switching scheme of a 3-phase power converter with the six power transistors. The typical structure of 3-phase power converter is shown in Fig. 3 . According to the ON/OFF switching of upper transistors in Fig. 3 Fig. 4 . Using the Clarke transformation, the project values in -axis for six basic space vectors can be obtained and are also shown in Fig. 4 . The SVPWM technique is applied to approximate the reference voltage U out , and it combines of the switching pattern with the basic space vectors. Therefore, the motor-voltage vector U out will be located at one of the six sectors (S3, S1, S5, S4, S6, S2) at any given time. Thus, for any PWM period, it can be approximated by the vector sum of two vector components lying on the two adjacent basic vectors, as the following:
where 0 T =
12
TT T −− and T is half of PWM carrier period. The detailed design scheme is described as following steps: 
and compare the coefficient in (18), thus
In the similar way, the T 1 and T 2 in other sector can be derived and be rearranged in Table 1 , which T X , T Y and T Z are represented as the followings:
If it is at the saturation condition T 1 + T 2 > T, the T 1 and T 2 should be modified as:
11 12
22 12
2. Determination of the duty cycles and CMPx: After the calculation of T 1 and T 2 , it has to retransfer it to the duty cycles and CMPx values to generate the PWM output signals for controlling the power transistor switching time in Fig. 3 . First, the duty cycles are defined as Ta on , Tb on and Tc on which are calculated as the follows:
Tb on = Ta on +T 1 (27)
Then, the CMP1~CMP3 values can be obtained in Table 2 , depend on the sector number. For example in S3 sector, its output waveforms PWM1~PWM3 are depicted in Fig. 5 
T x , T y and T z can be derived directly from V rfx , V rfy and V rfz . 
Step 2. Calculation of T X , T Y and T Z from (31).
Step 3. Determination of T 1 and T 2 from Table 1 . If it is at the saturation condition, we can use (24) and (25) to modify the T 1 and T 2 .
Step 4. Determination of the duty cycle Ta on , Tb on , Tc on from (26)~(28).
Step 5. Assignment of the duty cycles to CMP1, CMP2 and CMP3 from Table 2.
Adaptive fuzzy controller (AFC) in position control loop
The blue dash rectangular area in Fig. 1 presents the architecture of an AFC for the PMLSM drive. It consists of a fuzzy controller, a reference model and a parameter adjusting mechanism. Detailed description of these is as follows.
Fuzzy controller (FC):
In Fig.1 , the tracking error and the change of the error, e, de are defined as 
where i and j = 0~6, A i and B j are fuzzy number, and c j,i is a real number. The graph of the fuzzy rule table and the fuzzification are shown in Fig. 7 . d. Construct the output of the fuzzy system u f (e,de) by using the singleton fuzzifier, product-inference rule, and central average defuzzifier method. Although there are total 49 fuzzy rules in Fig. 7 
Reference model (RM):
Second order system is usually as the RM in the adaptive control system. Therefore, the transfer function of the RM in Fig.1 
where n ω is natural frequency and ς is damping ratio. Furthermore, because the characteristics of no overshoot, fast response and zero steady-state error are the important factors in the design of a PMLSM servo system; therefore, it can be considered as the selective criterion of n ω and ς . The design methodology is described as follows: Firstly, the (38) matches the requirement of a zero steady-state error condition. Secondly, if we choose 1 ς ≥ , it can guarantee no overshoot condition. Especially, the critical damp value 1 ς = has a fastest step response. Hence, the relation between the rising time t r and the natural frequency n ω for a step input response in (38) can be derived and shown as follows.
(1 
Parameter adjusting mechanism:
The gradient descent method is used to derive the AFC control law in Fig. 1 . The objective of the parameters adjustment in FC is to minimize the square error between the mover position and the output of the RM. The instantaneous cost function is defined by 2 2 11 (1 )
(1 ) (1 ) 
with m = j, j+1, n = i,i+1 and where α represents learning rate. However, following the similar derivation with (Kung & Tsai, 2007) , the
with m = j, j+1 and n = i,i+1. Because the motor parameter Ψ is not easily to determined, so the sign( Ψ ) is used in (44). The sign (.) represents the sign operator.
Point-to-point (PTP) Motion Trajectory
The PTP trajectory is considered to evaluate the motion performance in PMLSM. For smoothing the move of the PMLSM at the start and stop condition, the motion trajectory is designed with the trapezoidal velocity profile and its formulation is shown as follows.
2 0a
Where 0<t<t a is at the acceleration region, t a <t<t d is at the constant velocity region, and t d <t<t s is at the deceleration region. The S represents the position command; A is the acceleration/deceleration value; s 0 is the initial position; v m is the maximum velocity; t a , t d and t s represents the end time of the acceleration region, the start time of the deceleration region and the end time of the trapezoidal motion, respectively.
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Advanced Knowledge Application in Practice 184 3. The design of a motion control IC for PMLSM drive Figure 8 illustrates the internal architecture of the proposed FPGA implementation of a PTP motion trajectory, an AFC and a current vector controller for PMLSM drive system. The internal circuit comprises a Nios II embedded processor IP (Intelligent Properties) and a position control IP. The Nios II processor is depicted to perform the function of the PTP motion trajectory, generate the position command, collect the response data and communicate with external device. All programs in Nios II processor are coded in the C language. The position control IP includes mainly a circuit of the position AFC and speed P controller, a circuit for current controllers and coordinate transformation (CCCT), a QEP circuit, a SVPWM circuit and an ADC interface circuit. The sampling frequency of the position control loop is designed with 2kHz. The frequency divider generates 50 Mhz (Clk), 25 Mhz (Clk-step), 12 kHz (Clk-cur), and 2 kHz (Clk-sp) clock to supply all circuits in Fig. 8 . The internal circuit of CCCT performs the function of two PI controllers, table look-up for sin/cos function and the coordinate transformation for Clark, Park, inverse Park, modified inverse Clarke. The CCCT circuit designed by FSM is shown in Fig. 9 , which uses one adder, one multiplier, an one-bit left shifter, a look-up-table and manipulates 24 steps machine to carry out the overall computation. The data type is 12-bit length with Q11 format and 2's complement operation. In Fig. 9 , steps s0~s1 is for the look-up sin/cos table; steps s2~s5 and s5~s8 are for the transformation of Clarke and Park, respectively; steps s9~s14 is for the computation of d-axis and q-axis PI controller; and steps s15~s19 and s20~s23 represent the transformation of the inverse Park and the modified inverse Clarke, respectively. The operation of each step in FPGA can be completed within 40ns (25 MHz clock); therefore total 24 steps need 0.96 μs operation time. Although the FSM method needs more operation time than the parallel processing method in executing CCCT circuit, it doesn't loss any control performance in overall system because the 0.96 μs operation time is much less than the designed sampling interval, 62.5 μs (16 kHz) of current control loop in Fig. 1 . To prevent numerical overflow and alleviate windup phenomenon, the output values of I controller and PI controller are both limited within a specific range. An FSM is also employed to model the AFC of the position loop and P controller of the speed loop in PMLSM and shown in Fig. 10 , which uses one adder, one multiplier, a look-up table, comparators, registers, etc. and manipulates 35 steps machine to carry out the overall computation. With exception of the data type in reference model are 24-bits, others data type are designed with 12-bits length, 2's complement and Q11 format. Although the algorithm of AFC is highly complexity, the FSM can give a very adequate modeling and easily be described by VHDL. Furthermore, steps s 0~s6 execute the computation of reference model output; steps s 6~s9 are for the computation of mover velocity, position error and error change; steps s 9~s12 execute the function of the fuzzification; s 13 describe the look-up table and s 14~s22 defuzzification; and steps s 23~s34 execute the computation of velocity and current command output, and the tuning of fuzzy rule parameters. The SD is the section determination of e and de and the RS,1 represents the right shift function with one bit. The operation of each step in Fig.10 can be completed within 40ns (25 MHz clock) in FPGA; therefore total 35 steps need a 1.4μs operation time. It doesn't loss any control performance for the overall system because the operation time with 1.4μs is much less than the sampling interval, 500 μs (2 kHz), of the position control loop in Fig.1 . In Fig. 8 , the SVPWM circuit and QEP circuit are presented in Fig. 11(a) and Fig. 11(b) . The SVPWM circuit in Fig.11 of SVPWM refers to Section 2.2. The circuit of the QEP module is shown in Fig.11(b) , which consists of two digital filters, a decoder and an up-down counter. The filter is used for reducing the noise effect of the input signals PA and PB. The pulse count signal PLS and the rotating direction signal DIR are obtained using the filtered signals through the decoder circuit. The PLS signal is a four times frequency pulses of the input signals PA or PB. The Qep value can be obtained using PLS and DIR signals through a directional up-down counter. The overall resource usage of the AFC circuit needs 8,055 ALUTs, the Nios II embedded processor IP needs 8,275 ALUTs and 46,848 RAM bits and the position control IP needs 12,269 ALUTs and 297,984 RAM bits in FPGA. Therefore, the motion control IC uses 42.4% ALUTs resource and 13.6% RAM resource of Stratix II EP2S60.
Experimental results
The overall experimental system depicted in Fig.1 includes an FPGA (Stratix II EP2S60F672C5), a voltage source IGBT inverter and a PMLSM. The PMLSM was manufactured by the BALDOR electric company; and it is a single-axis stage with a cog-free linear motor and a stroke length with 600mm. The parameters of the motor are:
The input voltage, continuous current, peak current (10% duty) and continuous power of the PMLSM are 220V, 1.6A, 4.8A and 54W, respectively. The maximum speed and acceleration are 4m/s and 4 g but depend on external load. The moving mass is 2.5Kg, the maximum payload is 22.5Kg and the maximum thrust force is 73N under continuous operating conditions. A linear encoder with a resolution of 5μm is mounted on the PMLSM as the position sensor, and the pole pitch is 30.5mm (about 6100 pulses). The inverter has three sets of IGBT power transistors. The collector-emitter voltage of the IGBT is rated 600V; the gate-emitter voltage is rated ±20V, and the DC collector current is rated 25A and in short time (1ms Fig. 12 , as a result of the EMI effect in the motor driver board, the ripple in measured current has a little high. Nevertheless, the experiment result is still presented that the measured current could tracks the current command. Furthermore, it not merely validates the function of the current vector control, but also could make the PMLSM decouple.
Have confirmed the effectiveness of the current loop vector control in the PMLSM drive in loop, the realization of position controller based on the FPGA in Fig.1 is further evaluated. The control sampling frequency of the current, speed and position loops are designed as 16kHz, 2kHz and 2kHz, respectively. In the proposed motion control IC, the current controller, the speed controller and the adaptive fuzzy position controller are all realized by hardware in FPGA, and the PTP motion trajectory algorithm is implemented by software using the Nios II embedded processor. The speed controller adopts a P controller with gain K v =1.4.The AFC is used in the position loop, the membership function and the initial fuzzy rule table are designed as Fig.13(a) , and the PI gains are chosen by K p =2.5, K i =0.08. The transfer function of the reference model is selected by a second order system with the natural frequency of 40 rad/s and damping ratio of 1. The step response is first tested to evaluate the performance of the proposed controller. Figure 14 shows the position step responses of the mover under a payload of 0 Kg and 11 Kg using the FC (learning rate=0) when the position command is a 4/3Hz square wave signal with a 10mm amplitude. The parameters c i,j of the fuzzy rule table are adequately selected in Fig. 13(a) at the 0kg payload condition, and the step response shows a good dynamic response with a rising time of 0.1s, no overshoot and a near-zero steady state in Fig. 14(a) . However, when a 11 kg load is -0.3 -0.3 -0.3 -0.65 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 1.0 added upon the mover and the same fuzzy control rule table and controller parameters are used, the position dynamic response worsens and exhibits a 14.2% overshoot in Fig. 14(b) . It reveals that the dynamic performance of the PMLSM is affected by the payload on the mover. Accordingly, an AFC is adopted in Fig.1 to solve this problem. When the proposed AFC is used with learning rate being 0.1, the tracking results are highly improved and presented in Fig. 15 . Initially, the mover of the PMLSM tracks the output of the reference model with oscillation. After five square wave commands, the c i,j parameters are tuned to adequate values which is shown in Fig. 13(b) , and the mover can closely follow the output of the reference model. Simultaneously, in Fig. 15(c) , the peak of the instantaneous cost function is gradually decayed to a constant value. Secondly, the frequency response is considered to evaluate the performance of the proposed controller. A tested input signal of a sinusoid wave with 10mm amplitude and the frequency variation from initial 2 Hz to final 6 Hz is provided. In this design, the frequency tracking response and the tracking error of the PMLSM without and with adaptation under 11kg payload are shown in Fig. 16 and Fig.17 . Figure 17 reveals that the position tracking error by using the AFC (learning rate=0.1) is only 0.35~0.7 times of that obtained by using the FC in Fig.16 . However, Fig.16 reveals the phase lag phenomenon using the FC is more serious than using the AFC in Fig.17 . Finally, to test the tracking performance of a PTP motion trajectory, a repeated go-and-return displacement motion command with a trapezoidal velocity profile under 11kg payload is provided, and the overall displacement, the maximum velocity and the acceleration/ deceleration are designed to be 400 mm, 1m/s and 3.6m/s 2 , respectively. The tracking results concerning the displacement trajectory and its velocity profile corresponding to the aforementioned input commands using the FC and the AFC are shown in Fig. 18 and Fig. 19 , respectively. The experimental results reveal that both in position and velocity response are well tracked, but the position tracking error by using the AFC is less than the one by using the FC. Therefore, the experimental results in Figs. 12 to 19 demonstrate that the proposed FPGA-based AFC and PTP motion trajectory for the PMLSM drive is effective and robust.
Conclusion
A motion control IC for a PMLSM drive based on the FPGA technology is successfully demonstrated in this chapter. The conclusions herein are summarized as follows. Firstly, an FSM joined by one multiplier, one adder, one LUT, some comparators and registers has been employed to model the overall AFC algorithm for the PMLSM, such that it not only is easily implemented by VHDL but also can reduce the FPGA resources usage. Secondly, the functionalities required to build a fully digital motion controller of the PMLSM, such as a PTP motion trajectory, an AFC in the position loop, a P controller in the speed loop and a current vector controller are all realized within one FPGA. Thirdly, the PTP motion trajectory scheme is implemented in software by using Nios II embedded processor and the AFC and the current vector controller algorithm are implemented in hardware by FPGA. The software/hardware co-design technology with the parallel processing can make the system performance increased. Finally, the experimental results by step response, frequency response and PTP motion tracking have been revealed well performance in the proposed FPGA-based PMLSM motion control system. 
